There are a lot of resources in the library. Here we will also make a brief record. If you work in the future, you will need to use previous knowledge for future reference. I will also give a brief introduction to books.
Study books on niosii
[1]Basic Technical tutorialEdited by GUO Yong
[2]An embedded system tutorial on the Part 1 (Part 1)Prepared by Zhou licong and others by Beijing University of Aeronautics and Astronautics Press
These two are good introductory books that introduce th
of tips and resources information, I am pleased that the American Xilinx Company has given strong support to this idea, and Mr. Liang Xiaoming, marketing Manager of Xilinx Asia Pacific, and senior product manager, Zhangjunwei, has made valuable comments on e-books and provided a large number of FPGA design resources, as well as some FPGA design experts involved in the compilation of e-books.Within a short
Original link:FPGA development of the eight: from the development of programmable devices to see the future trend of FPGAFPGA development All the nine: FPGA main suppliers and products (1)FPGA development All the nine: FPGA main suppliers and products (2)FPGA development All the nine:
advantages mean that arm has a wider application scope than AVR. Therefore, if "We use AVR in Middle School" is correct, we should use arm in university.We can see that at91m55800a Based on the ARM core of ATMEL includes a lot of AVR peripherals, but still lacks Twi/I2C, variable gain ADC, EEPROM and other useful components. However, there is no doubt that arm's external expansion and peripherals are more powerful than AVR.In terms of operating system and software source code resources, arm has
of PDF tutorials for the Development Board, and is a rare and lively writing style. Unfortunately for me the nature of the note-taking tutorial is to teach not beginners what, want to read those tutorials require prior experience with hardware practitioners and related knowledge. In addition, the CD-ROM also comes with Xia Wenyu teacher's "Digital Logic Design" PDF version, this book from a grammatical point of view in detail the Verilog language, bu
practice
Really Oo no double book
Privileged's blog-always loyal to your dreams when you are young!
Crazybingo
Black gold FPGA Development Board
... Reference
0. terasic. de2_115_v.1.0_cdrom> de2_115_tutorials
1. Stephen Brown, Zvonko vranesic. Fundamentals of digital logic with OpenGL design 2nd edition. Mc Graw Hill
2. Huang zhicun. Summary for IEEE 1363-2001
3. Design Example of
Requirement Description: Deep learning FPGA realizes knowledge reserveFrom: http://power.21ic.com/digi/technical/201603/46230.htmlWill the FPGA defeat the GPU and GPP and become the future of deep learning?In recent years, deep learning has become the most commonly used technology in computer vision, speech recognition, natural language processing and other key areas, which are of great concern to the indus
Implementation of floating-point operations in FPGA-calibration and fpga floating-point operations
In some FPGAs, floating point numbers cannot be operated directly, but only fixed points can be used for numerical operations. For FPGA, the book involved in mathematical operations is a 16-bit integer number. What if th
DDR2 Circuit DesignHigh-speed large-capacity cache is an essential hardware in high-speed big data applications. At present, the use of a wide range of high-speed large-capacity memory in FPGA system has a classical low-speed single data rate of SDRAM memory, and high-speed dual-rate DDR, DDR2, DDR3 type SDRAM memory, The DDR series of memory all require the FPGA chip has the corresponding hardware circuit
Original link:FPGA Practical Development Tips (1)The fifth chapter, the FPGA actual combat development skill5.1 FPGA Device Selection KnowledgePeng Tong, Hu Yihua/CAS Shanghai Institute of Technical PhysicsThe selection of FPGA devices is very important, unreasonable selection will lead to a series of follow-up design problems, and sometimes even make the design
Many of the friends who have done microcontroller know that after the MCU is burned to write the program firmware, then the program firmware is stored inside the MCU. The program can continue to operate even if the MCU is powered off and then re-energized. This is because the firmware of the MCU is written to write the program firmware to the MCU on-chip program memory ROM, and most modern MCU this ROM is flash memory. Flash memory can be power-down to keep data, so can realize the power-down pr
FPGA timing problems and fpga timing problems
Recently I made a project ------ 4 1080 p (1920x1080) to synthesize a 4 K (3840x2160,297 M) interface board. When 1080 p goes in and p goes out, the video is played normally. However, when P and 4 K are in progress, the video image will have water ripple. At that time, it was assumed that the timing sequence sent by FPGA
This article is originally from V3 College Www.v3edu.org,FPGA training SpecialistIn order to improve the reuse rate of our code, we can write the code of different functions and then connect to the top layer. We give a simple example, the following procedure, we implement the LED water.In the LED module, we first divide the system clock into 1HZ clock, and then use the crossover clock to control the flow of LED lights, but my crossover and led light f
In general, there are two FPGA measurement frequency algorithms: frequency measurement and measurement Week. I used the electronic measurement textbook to find the definition. The frequency measurement is to count the input signal period within a certain period of time, while the measurement week is opposite. It is within the input signal period, count the standard signal period. It can be understood that the frequency measurement uses a slow clock to
FPGA pin Verification Step (quartusii) 1, new TXT file, write pin configuration (no write voltage type)
Syntax only set_location_assignment pin-to pin name
such as: Set_location_assignment pin_b11-to CLK2
Set_location_assignment pin_g7-to P1db[0] (This is a multi-bit input and output, you need to disassemble the configuration) diagram:
2, new project, choose the type of FPGA you want to use, if not, you
: For details, see the original project under "./experiment02. For the modeling process, see the modeling video "video_exp02 ". For the configuration process, see "Experiment 2 configuration"
Flash_module.v is a 10Hz, 50% duty cycle output function module. To put it simply, the timer switch...
The code is relatively simple.
Run_module.v is a flow lamp with a scanning frequency of 3.3hz. It is written in the form of a "control module. 16 ~ The 24 rows are 1 ms counters. 28 ~ The 36 rows are
[Serialization] FPGA OpenGL series instances
Sequence Signal Generator Based on OpenGL
I. Principles
In digital circuits, serial signals are a series of periodic binary signals cyclically generated by synchronous pulses. the logic device that can generate such a signal is called a sequence signal generator. according to the structure, it can be divided into two types: Feedback Shift Type and counting type.A shift-type serial signal generator con
[Serialization] FPGA OpenGL series instances
Conversion of binary and Gray Codes Using Tilde
Gray Code features: There is only one difference between two adjacent code groups.
Common binary codes and gray codes can be converted to each other. The following is a brief introduction.
8-bit binary code to Gray Code
Binary Code Conversion to Gray code: From the rightmost one, one is different from the other on the left, or is used as the value of
The process of prototyping and validating ASIC using FPGA reference:http://xilinx.eetrend.com/d6-xilinx/article/2018-10/13736.htmlGiven the complexity of chip design, the steps and processes involved in successfully designing a chip are becoming more complex, and the amount of money required is multiplied, and the cycle and cost of a typical chip development project is as follows
Can be seen before the chip manufacturing, a lot of energy will be
PDF download: http://files.cnblogs.com/linjie-swust/FPGA%E4%B8%ADIO%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F%E5%88%86%E6%9E%90.pdf1.1 Overview
In high-speed systems, FPGA timing constraints include not only internal clock constraints, but also complete Io timing constraints and timing exception constraints to achieve PCB-level timing convergence. Therefore, the timing constraints of the I/O ports are also import
The content source of this page is from Internet, which doesn't represent Alibaba Cloud's opinion;
products and services mentioned on that page don't have any relationship with Alibaba Cloud. If the
content of the page makes you feel confusing, please write us an email, we will handle the problem
within 5 days after receiving your email.
If you find any instances of plagiarism from the community, please send an email to:
info-contact@alibabacloud.com
and provide relevant evidence. A staff member will contact you within 5 working days.